

Revision (3)

"نظرة"



Lee 10/11

- * Why build IC?
- * IC industry trends
- * Why move IC?
- Flow Why CMOS? or CMOS dominates because ----
 - * CMOS tech. trends.
 - * differentiate between Bipolar and CMOS.
 - * What is VLSI, why? , VLSI industry trends.
- * VLSI design styles.
 - o Sol
 - o Full Custom
- * Component of VLSI?
- * Advantage of digital IC over the discrete Component
- * Tech. trends
- Flow Tech. drivers.
 - * What is scaling?
- * Benefits of smaller Transistor?
 - * Transistor scaling challenges
 - * Scaling gives important results ---
- Flow Electromigration
- * Scaling Limits "Tech Limits".
 - * Can scaling continue?
 - * Interconnect challenges?
- * What is static Timing Analysis? Timing verification
- * Methods of Heat Management.

Extra

Q. Testing of VLSI is to ensure defect-free

Products, it being done:-

(1) during design

(2) during Fabrication

(3) After Fabrication

Q. Why Low Power Techniques?

(1) Increase battery life time.

(2) To enhance noise margin

(3) To increase system reliability.

Q. Power dissipation:

(1) Static Power dissipation. Caused by the Leakage

Current in the absence of any switching state

$$P_{\text{Static}} = I_D V_{DD}$$

(2) dynamic Power dissipation

Caused by switching transistor

$$P_{\text{dynamic}} = C_L f V_{DD}^2$$

$$\therefore \underline{\text{Total Power}} = I_D V_{DD} + C_L f V_{DD}^2$$

Q. Q.10. Low Power design:

(1) Reduce static power: Low V_{TH} , I (Leakage) ↓

(2) Reduce dynamic power: Reduce V_{DD} , Reduce C_L

Lec 2 & Lec 3

* Storage devices & Hard disk drive "HDD" - Solid state drive "SSD" → Page 5

Advantage of SSD → Page 4

* Floating Gate memory "transistor" → Page 1, 4

* Phase Change memory → Page 2, 3

* NAND Flash Memory → Performance → P. 7, 8

* NAND Flash Memory is optimized for Solid State mass storage due to --- → Page 4

* What is Flash → Page 4


* SSD use NAND Flash to Gate --- → Page 10

FinFET = new MOSFET structure for short channel 22 nm

Lec 3 P. 1, 2 V_T and I_{off} are sensitive to channel length and doping variations


Bulk Si CMOS beyond 45nm is universally used

$I_{off} \uparrow$, dynamic Power \downarrow , $I_{on} \downarrow$, mobility \downarrow



Problems of Planar MOSFET when Compared to FinFET:

- (1) High design Cost
- (2) High VDD Bulk
- (3) High Power Consumption




(4)

→ Problems: I_{off} ↑ Solution → double gate
 I_{on} ↓ Solution → high mobility channel

Solution = SoI = Silicon on Insulator

To reduce Parasitic devices and improving Performance.



We need (1) Low V_t (2) Low I_{off}

→ and there are 2 way to get better V_t and I_{off} :

(1) For gate Control → Thin body from more than

one side → FinFET → Thin FET

$$I_{off} \propto L_g$$

(2) UTB = ultra Thin body

→ Result: no Leakage Path from the gate

Top E_{ot} = "effective oxide thickness"

But SiO₂ is not used → Page ② Lec ③

(1) Pattern = stack is formed containing a few atomic

layers of SiO₂ overlaid with few layers of oxide

as presence of nitrogen increases the dielectric constant

thus decreasing the effective oxide thickness E_{ot}

→ why SoI is important → Lec ③ Page ②


Top Advantage of FinFET → Lec ② → Page ④

⑤

* Why new transistor structure? → Lec ③ P. ③

* VLSI design "digital design Process" Top down
↳ Lec ③ P. ⑤

* To illustrate Top-down, bottom-up.



* Abstract of VLSI digital design --- Lec ③ P. ⑥

* define RTL and give an example Lec ③ P. ⑥

* VLSI design Consideration → Lec ③ P. ⑦

* Design Parameters → Lec ③ P. ⑧

* Design domain → Lec ③ P. ⑧, ⑨

* Compare between ASIC, FPGA → Lec ③ P. ⑩

* Short notes of Page ⑩

Lab (11)

- 1. Define PLD? Page ②
- 2. Explain Programmable Logic techniques Page ②
- 3. Types of PAL = 181 ---- Page ③
- 4. Difference between GAL, PAL, Page ③
- 5. Difference between PLA Page ③
- 6. Adv Disadv Programmable Page ⑤
- 7. PAL is better than PLA or --- Page ⑤
- 8. Adv PLD = Page ⑤
- 9. Adv GAL is better than PLA ---- Page ④
- 10. Adv Disadvantage of SOP Page ④
- 11. Adv PLD = Adv. and Disadv Page ④

Lab (12)

- 1. What are FPGA? P. ①
- 2. FPGA Contains hundred thousand of F-F, --- latch, PC
- 3. FPGA offer --- P ①
- 4. Structure → P ②
- 5. FPGA Partition → P. ③, ④
- 6. Adv Disadv of FPGA in Comparison with ASIC --
--- Page ④
- 7. Adv Disadv, Cost → Page ⑤
- 8. Adv Disadv Time for FPGA → Page ⑤
- 9. Adv Disadv " " " " using Mentor Graphics → P. ⑤


- * CLB Contains --- P. ④
- * Slice Structure --- P. ⑧
- * Basic structure of LUT P. 8
- * How to Speed up CLB P. ⑨
- * describe Spartan 3E and how to improve its Performance → P. ⑩
- * CLB in Spartan 3E Contain --- P. ⑪
- * Virtex 5 Vs Virtex 4 → P. ⑪
- * Spartan 3E Vs Virtex 5 → P. ⑬
- * FPGA design Flow in Xilinx → P. 13, 14.
- * describe ISE → P. 15
- * FPGA advantages --- P. 15

Lec ⑥ :-

- * Programming techniques (Short notes) P. ①
- * Explain digital switch. state its Limitation. Suggest a modification.
- Page 5, 6, 7, 8, 9
- * TG are better than Pass Transistor in --- P. ⑩
- * TG Features P. ⑩

Lec ⑦

- * define DR, Purpose of DR, Contents of DRs, and advantage of DRs.
- Page 3, 4, 6



* Layout Verification → Page 5

* Layout Versa Schematic → Page 6

* NRE → Short info → Page 8

* Soft errors → Page 9

* Speed is enhanced using Low VT --- P. 9

* FPGA Application → P. 10

* EDAI Site definition → Page 10

* Scaling Results → P. 10

Lec (12)

Page 1, 2, 3, 4 → "(21)"

- * Compare between Passive Load, ENO → P. ⑥
 - * Compare between ENO, DNO → Page ⑧
 - * CMOS Propagation → Page ⑨
 - * Steady State Condition ---- P. ⑨
 - * noise margin, noise immunity, its types → P. ⑩
 - * To balance NM ---- P. ⑪
- $B_n = B_p$
- Note That
- ↳ Changing beta ratio (Size) V_{IL}, V_{IH} P. ⑪

- * The Factors Which will affect rise Time and Fall time → CMOS, t_f, t_r CL, line, cap
 - * To make $t_r = t_f$
- ↳ $\omega_p = 2\omega_n$ or 2.5

- ② * CMOS disadvantages:
- (1) For N input CMOS gate, 2N trans. required.
↳ Large size
 - (2) Large fan in gates
 - (3) Large delay
 - (5) Large Parasitic Capacitance

Pseudo NMOS Vs Complementary CMOS

| <div> <div> EFID, and Pseudo </div> Pseudo (Rational Logic) </div> | CMOS (inverter) |
|---|--|
| <ul style="list-style-type: none"> Smaller no. of trans (Area) For V_{DD} is <ul style="list-style-type: none"> Less area Less Capacitive Loading to Preceding Gate Rational $t_{HL} \neq t_{LH}$ No Static Power dissip. Full swing | <ul style="list-style-type: none"> 2nd transistor needed for pull. Rational $t_{HL} = t_{LH}$ Higher static Power dissip. Smaller NMOS and reduced swing |

* DFFD advantage over Pseudo

- Vol. of Pseudo is 0
- Static Power dissipation

* Pseudo Vs CMOS

① Smaller no. of transistor



{ Less area
 { Less Capacitive Loading to gate

② Power Consumption due to DC Current

$$P_{DC} = I_{DD} \frac{V_{DD}}{2} = \frac{K_p}{2} [V_{DD}] [V_{DD} - V_{th}]^2$$

" Low NM

Comparison between Pseudo & CT 105



| Region | NFlos | PFlos |
|--------|-------|-------|
| ① | off | Lin. |
| ② | Sat | Lin. |
| ③ | Lin | Lin |
| ④ | Lin | Sat |

| Region | NFlos | PFlos |
|--------|-------|-------|
| ① | Sat | Lin |
| ② | Sat | Lin |
| ③ | Sat | Lin |
| ④ | Lin | Sat |
| ⑤ | Lin | off |

• V_{OL} → non zero
Poor zero


• V_{OL} → zero
strong zero

X note ::


• Beta ratio = $-(\frac{\beta_P}{\beta_N})$ → at small Beta ratio,
→ VTC closer to vertical axis which
changes noise margin

→ To take $R_p = R_n \Rightarrow$ Let

$$\boxed{W_p = 2W_n}$$





Q. Decoder :-




Consists of 2^n (n-input AND gates)

- One needed for each row of minterms
- Build AND from NAND or NOR gates.

Static CMOS :-



2) Pseudo :-



* Parameters that affect Power:

① Width of Target

Var $\propto \sigma^2$ and is determined by $\frac{\sigma^2}{R_p}$

② Speed $(\frac{W}{L})_p$ is Large \rightarrow Faster
But Power dissipation \uparrow

③ Power dissipation

\rightarrow More static Power dissipation

\rightarrow The Large PPIR result in Large Power diss.

To reduce it \rightarrow Select an appropriate PPIR.

Dynamic Logic Gates

Clocked Logic

Advantages of dynamic Logic gates

- ① Smaller Si Area Than Fully Static gates
- ② Smaller Parasitic Capacitance \rightarrow high speed
- ③ Reliable operation if correctly designed
- ④ Less dynamic Power

Dynamic CMOS inverter:


⑭

$V_{in} = 0$

$T_2, T_3 \rightarrow \text{on}$

$T_1 \rightarrow \text{off}$

$\therefore V_0 = V_{DD}$



$C \rightarrow$ will charge.

$V_{in} = 1$

$T_1 \rightarrow \text{on}$

$V_0 = 0$

$C \rightarrow$ discharge

SP
LEC
15

② "Static CMOS Vs Dynamic CMOS"

(1) Static: The output nodes have a conducting path to VDD or GND.

(2) Dynamic:

- The operation depend on C_L

- The Storage Charge doesn't remain indefinitely,

- Q_{node} must be updated or refreshed.

③ Advantages over static Logic

(1) Avoids duplicating Logic twice

(2) Can be high performance application

(3) Very simple sequential memory Circuits

(4) High density achievable

(5) Constant Low Power

④ disadvantages Compared to static

(1) Problems with clock synchronization and timing

as design is more difficult.

⑤ Why dynamic Logic

(1) energy less Si area than static

(2) It has higher speed than static

(3) It has less Power than static


Disadvantages

- as requires clock and sensitive to timing errors
- as rate
- as can't operate at low speed
- as design is more difficult.

Building of Dynamic Logic (D-Latch)

Consists of

- as access path from input
- as parasitic input capacitance at node



Operation:

① When clock is on

Path from IP to SX and Capacitor is charging

$$V_{SX} = V_{DD} - V_{thn} = 5 - 1.5 = 3.5V$$

② When clock is off

as Path from IP to SX is isolated from IP.

Modified




Modified D Latch

Advantages

- as fast switching
- as fast (as Reduce Parasitic Capacitance)

CMOS dynamic shift register using TG



Operation

① $V_i = V_{DD}$, $\phi_1 = V_{DD}$

$\therefore V_{o1} = V_{DD}$, $V_{o2} = 0$ as $V_{o2} = \overline{V_{o1}}$

② ϕ_2 goes high, then V_{o2} switches to V_{DD}
Then $V_o = V_{DD}$

Thus HP signal is shifted to the output during one clock

Dynamic CMOS Gate operation

Definition

① $\phi = Low$

$\Gamma_P \rightarrow on$


$\Gamma_N \rightarrow off$

C_L will charge toward V_{DD} .
(Precharge)

② $\phi = High$


$\Gamma_P \rightarrow off$, $\Gamma_N \rightarrow on$

$\therefore C_L$ will discharge toward GND (Evaluate)



NORA Logic (No Race Logic) by NP Block

(3.1)



Operation

① $\phi = L \Rightarrow \bar{\phi} = H$

\therefore N-Block stages Precharge to GND.

P-Block stages Precharge to VDD.

② $\phi = H \Rightarrow \bar{\phi} = L$

\therefore N-Block stages Evaluate to GND.

P-Block Evaluate to VDD.

Complement ϕ یا $\bar{\phi}$ کی مدد سے NORA Logic کی مکمل طور پر مکمل ہوگی۔

Complement ϕ یا $\bar{\phi}$ کی مدد سے مکمل ہوگی۔

مکمل ہوگی

Q1) Implement XOR Gate using 4:1 P LUT.


Wj input is

| A | B | C | D | O/P |
|---|---|---|---|-----|
| 0 | 1 | 1 | | |
| 0 | | | | |
| 1 | | | | |
| | 1 | 1 | | |
| | | | | |
| | 1 | | | |
| | | | | |

خروج
4:1 P LUT
دو ورودی 2 بیت را به یک خروجی 1 بیت تبدیل می کند

• Net list → Translate From VHDL Code to Electronic Circuit

• Explain the reason that we usually implement the pull up net with P-Tri and Pull down with N-Tri



and we don't mix

• act as inverter

$V_i = 0 \rightarrow V_o = V_{DD}$ for P-Tri

$V_i = 1 \rightarrow V_o = 0$ for N-Tri



True or False:

1. The width of MOS transistor ^{decreases} increases, its gate capacitance will decrease. [F] ✓
2. The supply voltage of chip increase, the maximum transistor current will not change. [F] ✓
3. Scale I_{DS} , current density will increase in MOS transistor. [T] ✓
4. Transconductance of PMOS transistor is negative. [F]
5. Technology shrinks about 0.7 per generation. [T]
6. Polysilicon gates is being replaced by aluminum (98%) [F]
7. In FPGA : the CLB contains 4 LUTs [F] ✓
8. NMOS transistors, their substrate contacts are connected to ground. [T] ✓
9. CMOS gates, dissipate static power when output is low. [F] ✓
10. A substrate contact is used to tie the semiconductor substrate to ground. [T] ✓
11. FPGA is low non-recurring (NRE) cost. [T] ✓
12. In CMOS process, the effective gate length is often slightly larger than the drawn gate length. [F] ✓
13. Via is between metal layers and diffusion layer. [F] ✓
14. ASIC, high NRE and low design cost. [T] ✓
15. In scaling, designs have higher yield and increased performances. [T] ✓
16. VTC tell us about how fast device is. [T] ✓

b) True Or False : each statement with T Or F.

- If the length a MOS transistor increases the current will decrease. [✓]
- Virtex-5 μ ne slice contains two LUTs. [X]

c) Explain Top-down design. Define RTL, give an example.



Complete:

Cdwell

13

$$I \propto w \propto \frac{1}{L} \propto V$$

- 1- If the width of transistor increase, the current will (increase).
- 2- If the length of transistor increase, the current will (decrease).
- 3- If the supply voltage of chip increase, the maximum transistor current will (increase).
- 4- If the width of transistor increase, its gate capacitance will (increase).
- 5- If the length of transistor increase, its gate capacitance will (increase).
- 6- If the supply voltage of a chip increase, the gate capacitance of each transistor will (no change).
- 7- Non Recurring Engineering (NRE) costs, give one reason
 - ☐ Low unit cost
 - ☒ High performance
 - High volume applications
 - ☐ Design cost
 - Mask tooling costs
- 8- The pitch of metall is equal to (3)
- 9- The pitch of a metals is equal to ($\mu \times 30$)
- 10- Changing beta ratio (PMOS size, NMOS) changes (V_{th}, V_{th})
- 11- Interconnect parasitic cause
 - Reduce reliability
 - Affect performance and power consumption
- 12- Classes of parasitic
 - Capacitive (wires)
 - Resistive
 - Inductor
- 13- To minimize NM, (select logic levels at unity gain point of DC transfer characteristics)
- 14- Give one reason, CMOS inverter at steady state
 - $I_{DS} = |I_{DS}|$
 - Advantages of CMOS as no static power dissipation

CENTER POWER
01004218013

Give short answers

- 1- Give two reasons, advantages of FPGA
 - Good prototype
 - Can be reprogrammed more than one time
- 2- State CMOS inverter is not desired on two factors
 - Have two substrate
 - High it area for more than one input
- 3- Give two reasons, in CMOS gates problem with
 - Mean it area
 - Complex design
- 4- Gate speed depends on two factors
 - Parasitic C, R
 - VTC
- 5- Give two reasons, for difference between ASIC and FPGA
 - FPGA is reprogrammable
 - Short design time
- 6- Give two reasons, the advantages of digital ICs over discrete components
 - Size
 - Speed
- 7- Implementation with single transistor (1T1)
 - Reduce noise margin
 - Causes a static power dissipation
- 8- Give two reasons, full custom design
 - High performance
 - Used for high volume applications
- 9- Features of synthesis tools
 - VHDL converted into netlist of basic logic gates
 - Optimization
 - Create EDA
 - Create bit stream for download

Note


| Layer | Width | Length |
|--------|-------|--------|
| Poly | 2μ | 3μ |
| Diff | 3μ | 3μ |
| Metall | 3μ | 4μ |
| Metall | 10μ | 9μ |
| n-well | 2μ | 2μ |
| Cut | 2μ | 3μ |
| via | | |

CENTER POWER
01004218013

13. Discuss that the Following Circuit Suffer from degradation or not?

Ans if the above is true which is the possible combination to have degraded output.

Solution



| A | B | C | Output |
|-----|---|---|----------------------|
| A=0 | 0 | 0 | $V_{OH} + V_{THP} $ |
| | 0 | 1 | V_{DD} |
| A=1 | 0 | X | 0 |
| | 1 | X | $V_{DD} - V_{THN}$ |

∴ degradation occurs at

$A=0, B=0 \text{ or } 1, C=0$

$A=1, B=1, C=0 \text{ or } 1$

Rev

3

IC

| A | B | C | D | Sum |
|---|---|---|---|-----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 |